Embedded Solutions CompactPCI F301-3U Instrukcja Użytkownika Strona 13

  • Pobierz
  • Dodaj do moich podręczników
  • Drukuj
  • Strona
    / 36
  • Spis treści
  • BOOKMARKI
  • Oceniono. / 5. Na podstawie oceny klientów
Przeglądanie stron 12
13
32-bit 12 HP CompactPCI
®
/PXI™
System slot or stand-alone
ULP Pentium
®
III up to 933 MHz
ULV Celeron
®
up to 650 MHz
Up to 512 MB DRAM, 128 MB NAND Flash
2 MB SRAM, CompactFlash
®
2 Fast Ethernet, COM1, 2 USB 1.1 (front)
Option: COM2 (front)
VGA, keyboard/mouse (front)
Up to 1600 x 1200 pixels
Prepared for 2.5" hard disk on board
FPGA further programmable I/O functions
F11N 3U CompactPCI
®
/PXI
Pentium
®
III SBC
CPU
■ Celeron
®
or Pentium
®
III
400MHz/650MHz or 933MHz processor core
frequency
100MHz or 133MHz system bus frequency
33MHz APIC bus frequency
Memory
■ 256KB or 512KB L2 cache integrated in CPU
■ Up to 512MB SDRAM system memory
One 144-pin SO-DIMM socket for SDRAM
modules
133/100MHz memory bus frequency
■ 2MB SRAM
■ CompactFlash
®
interface
Type I
True IDE
■ Up to 1GB soldered NAND Flash (and more),
FPGA-controlled
■ Up to 16MB additional SDRAM,
FPGA-controlled, e.g. for video data and
NAND Flash firmware
■ 2MB boot Flash
Mass Storage
■ Parallel IDE (PATA)
One port for local CompactFlash
®
One port for local hard-disk drive
Drive can be mounted dir. on the CPU board
■ Up to 1GB soldered ATA NAND Flash
(and more), FPGA-controlled
Graphics
■ Integrated VGA graphics controller
■ VGA connector at front panel
■ Up to 1600 x 1200 pixels
I/O
■ USB
Two USB 1.1 ports
Two Series A connectors at front panel
UHCI implementation
Data rates up to 12Mbits/s
Supplies High-Power (500mA) without
external power supply
■ Ethernet
Two 10/100Base-T Ethernet interfaces
Two RJ45 connectors at front panel
Four on-board LEDs to signal LAN Link and
Activity status
■ Two RS232 UARTs (COM1/COM2)
COM1: 9-pin D-Sub connector at front panel
COM2: Physical interface at front panel using
SA-Adapter™ via 10-pin ribbon cable on I/O
connector
Data rates up to 115.2kbits/s
60-byte transmit/receive buffers
Handshake lines: CTS, RTS; DCD, DSR, DTR
■ PS/2 keyboard/mouse
Front Connections
■ VGA
■ Two USB 1.1 (Series A); Two Ethernet (RJ45)
■ Two RS232 UARTs COM1/COM2 (D-Sub)
■ PS/2 keyboard/mouse
Rear I/O
■ IDE; other functions on request
■ Mainly compatible with F9 board
FPGA
■ Standard factory FPGA configuration:
Main bus interface
16Z125_UART - UART contr. (COM1..COM2)
16Z058_SRAM - SRAM over SPI
16Z043_SDRAM - Additional SDRAM contr.
16Z070_IDEDISK - IDE contr. for NAND Flash
■ The FPGA offers the possibility to add
customized I/O functionality. See FPGA.
Miscellaneous
■ Real-time clock, backed up by the carrier board
■ Integrated hardware monitor
■ Reset button
■ 4 FPGA-controlled LEDs
CompactPCI
®
Bus
■ Compliance with CompactPCI
®
Core
Specification PICMG 2.0 R3.0
■ System slot
■ Double-slot solution (plus 1 mechanical slot
for hard disk)
■ 32-bit/33-MHz PCI-to-PCI bridge
■ V(I/O): +3.3V or +5V (Universal Board)
PXI
■ Prepared for four trigger lines compliant with
PXI™ Specification R1.0
■ Available on request
B
Hard Disk or
CompactFlash®
CompactPCI® J1/J2
PCI-to-PCI Bridge
Pentium® III
or
Celeron®
Intel® 82815E
Memory Controller
Graphics Controller
I/O Bus
VGA
PCI-104 P2
F
PCI Bus
ICH
I/O Controller Hub
Ethernet
10/100Base-T
FPGA
(optional
functions)
PCI-104 P1
F
B
System
Memory
SDR SO-DIMM
Primary IDE
USB 1.1
I/O 1
FPGA Functions
F
F
F
F
F
SA
SA
SA
SA
I/O 2
FPGA Functions
F
F
F
SA
SA
SA
B
B
Keyboard/Mouse
VGA
F
F
F
COM1
F
Ethernet
10/100Base-T
J2 Rear I/O
Options
Option:
Busless
F
B
Front panel
On-board
NAND Flash
SDRAM
Secondary
IDE
SRAM
Up to 7 optional SA-Adapters
Options
MEN 3U CompactPCI and CompactPCI Express
Intel-based
Przeglądanie stron 12
1 2 ... 8 9 10 11 12 13 14 15 16 17 18 ... 35 36

Komentarze do niniejszej Instrukcji

Brak uwag